Articles
A System Verilog-Based Framework for Robust Verification of Ethernet Controller Protocol Architectures
Downloads
Keywords
Ethernet controller
SystemVerilog
verification framework
assertion-based verification
Article Usage Statistics
Live Metrics
Abstract Views
203
File Views
91
PDF
0
HTML
0
Other
91
Total
294
Article Usage Chart
Abstract
File Views
PDF
HTML
Other
Total
Abstract
Ethernet controller protocols are critical components in high-performance digital communication systems, demanding stringent verification to ensure reliability, security, and functional correctness. This study proposes a SystemVerilog-based verification framework for robust evaluation of Ethernet controller protocol architectures. The framework integrates modular testbench construction, assertion-based verification, and dynamic partial reconfiguration techniques to validate functional and temporal behavior efficiently. Extensive analysis of prior studies demonstrates the limitations of conventional verification methods, emphasizing the need for automated, scalable, and reproducible verification workflows. Using the proposed methodology, we achieve a systematic verification environment that significantly reduces design faults and accelerates design validation. This research contributes a structured framework that unifies formal verification, UVM methodologies, and reconfigurable testbench strategies, providing both theoretical insight and practical implementation pathways.
Downloads
Download data is not yet available.
References
1. M. Abadir and S. Aftabjahani, “An overview of the international verification and security workshop (IVSW),” in 2019 IEEE International Test Conference (ITC), IEEE, Nov. 2019. doi: 10.1109/itc44170.2019.9000165.
2. Ahmed, H. Mostafa, and A. N. Mohieldin, “Dynamic partial reconfiguration verification using assertion based verification,” in 2018 13th International Conference on Design and Technology of Integrated Systems In Nanoscale Era (DTIS), IEEE, Apr. 2018, doi: 10.1109/dtis.2018.8368552.
3. Ahmed, H. Mostafa, and A. N. Mohieldin, “On the functional verification of dynamic partial reconfiguration,” in 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), IEEE, Aug. 2018, doi: 10.1109/mwscas.2018.8624012.
4. M. Al-Asli, M. E. S. Elrabaa, and M. Abu-Amara, “FPGA-based symmetric re-encryption scheme to secure data processing for cloud-integrated internet of things,” IEEE Internet of Things Journal, vol. 6, no. 1, pp. 446–457, Feb. 2019, doi: 10.1109/jiot.2018.2864513.
5. P. A. Babu and K. J. Swaroop, “Ethernet verification using UVM methodology,” International Conference on Industrial Instrumentation and Control (ICIC) 2015 IEEE, vol. 6, no. 2, 2016.
6. C. Bernardeschi, A. Domenici, and S. Saponara, “Formal verification in the loop to enhance verification of safety-critical cyber-physical systems,” Electronic Communications of the EASST, vol. 77, pp. 1–9, 2019.
7. S. Chitti, P. C. Sekhar, and M. Asharani, “Ethernet MAC verification with loopback mechanism using efficient verification methodology,” International Journal of Electronics and Communication Engineering, vol. 3, no. 11, pp. 57–60, Nov. 2016, doi: 10.14445/23488549/ijece-v3i11p115.
8. S. Das, J.-F. Li, A. Nayak, M. Assaf, S. Biswas, and E. Petriu, “Circuit architecture test verification based on hardware software co-design with ModelSim,” IETE Journal of Research, vol. 59, no. 2, 2013, doi: 10.4103/0377-2063.113032.
9. K. Devarajegowda, L. Servadei, Z. Han, M. Werner, and W. Ecker, “Formal verification methodology in an industrial setup,” in 2019 22nd Euromicro Conference on Digital System Design (DSD), IEEE, Aug. 2019, doi: 10.1109/dsd.2019.00094.
10. Buzhinsky and A. Pakonen, “Model-checking detailed fault-tolerant nuclear power plant safety functions,” IEEE Access, vol. 7, pp. 162139–162156, 2019, doi: 10.1109/access.2019.2951938.
11. H. D. Foster, “2018 FPGA functional verification trends,” in 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV), IEEE, Dec. 2018, doi: 10.1109/mtv.2018.00018.
12. T. Grimm, D. Lettnin, and M. Hübner, “A survey on formal verification techniques for safety-critical systems-on-chip,” Electronics, vol. 7, no. 6, May 2018, doi: 10.3390/electronics7060081.
13. Grobelna, “Model checking of reconfigurable FPGA modules specified by Petri nets,” Journal of Systems Architecture, vol. 89, pp. 1–9, Sep. 2018, doi: 10.1016/j.sysarc.2018.06.005.
14. W. N. N. Hung and R. Sun, “Challenges in large FPGA-based logic emulation systems,” in Proceedings of the 2018 International Symposium on Physical Design, in ISPD ’18. ACM, Mar. 2018. doi: 10.1145/3177540.3177542.
15. T. Peng, T. S. Kavya, Erdenetuya, Y.-M. Jang, and S.-B. Cho, “A FPGA verification of improvement edge detection using separation and buffer line,” in 2020 International Conference on Electronics, Information, and Communication (ICEIC), IEEE, Jan. 2020, doi: 10.1109/iceic49074.2020.9051159.
16. R. Maerani, J. K. Mayaka, and J. C. Jung, “Software verification process and methodology for the development of FPGA-based engineered safety features system,” Nuclear Engineering and Design, vol. 330, pp. 325–331, Apr. 2018, doi: 10.1016/j.nucengdes.2018.02.009.
17. Mahzoon, D. Grose, C. Scholl, and R. Drechsler, “Towards formal verification of optimized and industrial multipliers,” in 2020 Design, Automation and Test in Europe Conference and Exhibition (DATE), IEEE, Mar. 2020, doi: 10.23919/date48585.2020.9116485.
18. Mattarei, M. Mann, C. Barrett, R. G. Daly, D. Huff, and P. Hanrahan, “CoSA: integrated verification for agile hardware design,” in 2018 Formal Methods in Computer Aided Design (FMCAD), IEEE, Oct. 2018, doi: 10.23919/fmcad.2018.8603014.
19. M. Qin, W. Hu, X. Wang, D. Mu, and B. Mao, “Theorem proof based gate level information flow tracking for hardware security verification,” Computers & Security, vol. 85, pp. 225–239, Aug. 2019, doi: 10.1016/j.cose.2019.05.005.
20. M. Qian, J. Zhu, Y. Cao, and C. Yang, “Design and FPGA verification of dual-speed adaptive ethernet controller,” in 2011 7th International Conference on Wireless Communications, Networking and Mobile Computing, IEEE, Sep. 2011. doi: 10.1109/wicom.2011.6040465.
21. P. D. Nath, S. Bhunia, and S. Ray, “ArtiFact: architecture and CAD flow for efficient formal verification of SoC security policies,” in 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), IEEE, Jul. 2018, doi: 10.1109/isvlsi.2018.00081.
22. K. Selvakkani and K. Venkatesan, “High speed UVM based verification IP for gigabit ethernet protocol,” International Journal of Engineering Research and Technology (IJERT), vol. 2, no. 12, pp. 2278–0181, 2013.
23. C. Spear, “System Verilogfor verification,” System Verilog for Verification, 2008, doi: 10.1007/978-0-387-76530-3.
24. S. Srinivas and A. B. Gudi, “Design and implementation of dual port SRAM memory architecture using MOSFET’s,” in 2017 International Conference on Smart grids, Power and Advanced Control Engineering (ICSPACE), IEEE, Aug. 2017. doi: 10.1109/icspace.2017.8343457.
25. P. Zou et al., “Time-division multiplexing based system-level FPGA routing for logic verification,” in 2020 57th ACM/IEEE Design Automation Conference (DAC), IEEE, Jul. 2020, doi: 10.1109/dac18072.2020.9218569.
26. Stoddard, J. Frey, K. Kazi, and W. Johnson, “UVM based verification for HPSBC-FPGA of the dream chaser’s fault tolerant flight computer,” in 2019 IEEE Aerospace Conference, IEEE, Mar. 2019, doi: 10.1109/aero.2019.8741931.
27. M. Zhu, G. Zhang, Q. Yang, H. Rong, W. Yuan, and M. J. Perez-Jimenez, “P systems-based computing polynomials with integer coefficients: design and formal verification,” IEEE Transactions on NanoBioscience, vol. 17, no. 3, pp. 272–280, Jul. 2018, doi: 10.1109/tnb.2018.2836147.