

Comprehensive Modeling and Analysis of Front- and Back-Gated 6 nm HEMTs Utilizing High-K Dielectric Layers

Dr. Nikolaos Papadopoulos

Department of Electrical and Computer Engineering National Technical University of Athens Athens, Greece

Dr. Maria Georgiou

Department of Computer Science University of Athens Athens, Greece, Greece,

Published Date: - 29 April 2024, Page No.: - 22-28

KEYWORDS

High-electron-mobility transistor (HEMT), Dual-gate architecture, High-K dielectric, Nanoscale devices, Subthreshold behavior, Gate modulation, Short-channel effects, Device modeling, Nanowire transistor, Electrostatic control.

ABSTRACT

The performance and reliability of high-electron-mobility transistors (HEMTs) are critically influenced by gate architecture, dielectric passivation, and nanoscale scaling. This study presents a comprehensive modeling and analysis of front- and back-gated 6 nm HEMTs integrated with high-K dielectric layers, emphasizing electrostatic control, subthreshold behavior, and breakdown characteristics. Using a comparative framework of dual-gate configurations, device physics is modeled to assess threshold voltage modulation, short-channel effects, and leakage current suppression. Simulations demonstrate that high-K dielectrics enhance gate capacitance and mitigate short-channel degradation, resulting in improved subthreshold slope and drain current linearity. Critical evaluation of device trade-offs highlights the interplay between electrostatic integrity and parasitic capacitances, providing insights for nanoscale device optimization. The findings contribute to design strategies for high-performance, low-power HEMTs in advanced nanoelectronics applications.

INTRODUCTION

1 Problem Statement

As semiconductor devices approach sub-10 nm gate lengths, the limitations of traditional single-gate HEMTs become pronounced. Short-channel effects, threshold voltage roll-off, and increased leakage currents reduce operational reliability and power efficiency. Gate engineering, particularly the adoption of dual-gate structures with high-K dielectric layers, offers a viable pathway to maintain

electrostatic control and enhance device performance (Alluri et al., 2021).

Research Relevance

Recent studies have demonstrated the effectiveness of high-K dielectrics in improving gate control over channel carriers, suppressing gate leakage, and enabling high-frequency operation (Chu et al., 2011; Hwang et al., 2016). While conventional front-gated

devices achieve substantial performance gains, the addition of a back-gate allows independent modulation of the channel potential, improving subthreshold slope and mitigating short-channel degradation (Gowthami et al., 2023).

Objectives

The primary objectives of this study are:

1. To develop a comprehensive simulation framework for analyzing front- and back-gated 6 nm HEMTs with high-K dielectric layers.
2. To quantify the impact of dual-gate architecture on threshold voltage, subthreshold slope, and leakage current.
3. To evaluate the trade-offs between enhanced electrostatic control and parasitic effects in nanoscale HEMTs.

Scope and Significance

This work focuses on 6 nm gate HEMTs using AlGaIn/GaN material systems with high-K dielectric passivation, providing insights into device optimization for next-generation nanoelectronics. The findings are significant for low-power, high-speed applications in RF circuits and digital integrated systems (Alluri et al., 2021).

LITERATURE REVIEW

The modeling of HEMTs at nanoscale dimensions has been extensively explored. Ambacher et al. (1999) highlighted the formation of two-dimensional electron gases (2DEGs) in AlGaIn/GaN heterostructures, emphasizing polarization-induced channel confinement. Dual-gate architectures have been shown to further improve electrostatic control, enabling independent tuning of channel potential to reduce short-channel effects (Hwang et al., 2018).

Early work on AlGaIn/GaN dual-gate modulation-doped FETs demonstrated enhanced transconductance and improved gate leakage performance (Chen et al., 1999). Chu et al. (2011)

reported that normally-off GaN-on-Si HEMTs with optimized gate design achieve lower dynamic on-resistance, reinforcing the importance of gate engineering in nanoscale devices.

Optimization of multiplexer architectures in VLSI circuits (Alluri et al., 2021) and low-power high-speed device configurations (Alluri et al., 2021) provide analogous design principles for enhancing HEMT operational efficiency through careful electrostatic and layout control. Studies on subthreshold behavior (Yang et al., 2017) and dual-gate insulator engineering (Hwang et al., 2018) have shown that high-K dielectric integration effectively increases gate capacitance, improving channel modulation.

Critical gaps remain in the systematic comparison of front- and back-gated HEMTs at the 6 nm scale. While prior works explored larger-scale devices (Shrestha et al., 2016; Lin et al., 2015), the interplay between electrostatic integrity, short-channel effects, and parasitic capacitances in ultra-scaled dual-gate HEMTs requires further theoretical and simulation-based investigation.

METHODOLOGY

3.1 Device Architecture

The studied HEMT consists of a front gate positioned above the AlGaIn barrier and a back gate aligned beneath the GaN channel. Both gates are separated from the channel by a high-K dielectric layer, enhancing gate capacitance without compromising leakage control. The front-gate primarily modulates channel conduction, while the back-gate enables fine-tuning of the channel potential to optimize subthreshold slope and suppress short-channel effects (Gowthami et al., 2023).

3.2 Theoretical Framework

Device modeling employs the Poisson–Schrödinger equation to capture electrostatic potential distribution and quantum confinement effects within

the channel. High-K dielectrics are incorporated in the gate-stack model, accounting for dielectric constant, interface trap density, and thickness-dependent capacitance (Hwang et al., 2016). The total gate capacitance C_{tot} is derived using:

$$\frac{1}{C_{tot}} = \frac{1}{C_{front}} + \frac{1}{C_{back}} + \frac{1}{C_{parasitic}}$$

$$C_{tot} = \frac{C_{front} C_{back} C_{parasitic}}{C_{front} C_{back} + C_{front} C_{parasitic} + C_{back} C_{parasitic}}$$

where C_{front} and C_{back} represent front and back gate capacitances, and $C_{parasitic}$ accounts for overlap and fringing effects (Zhang et al., 2017).

3.3 Simulation Environment

TCAD simulations incorporate channel doping profiles, gate work function variations, and high-K dielectric properties. Performance metrics including threshold voltage (V_{th}), subthreshold slope (SS), on-current (I_{on}), and off-current (I_{off}) are extracted for both single-gate and dual-gate configurations (Liao et al., 2019).

3.4 Performance Metrics

1. Threshold Voltage Control: Assessed by transfer characteristics under varying back-gate bias.
2. Subthreshold Slope Improvement: Evaluated by the logarithmic derivative of drain current with gate voltage.
3. Leakage Suppression: Measured as the ratio of I_{off} to I_{on} for different dielectric thicknesses.
4. Parasitic Capacitance Impact: Analyzed for high-frequency operation scenarios, considering overlap and fringing effects (Lin et al., 2015).

RESULTS

The simulation results reveal significant performance enhancements for dual-gate 6 nm HEMTs with high-K dielectric layers compared to conventional single-gate configurations.

4.1 Threshold Voltage Modulation

Front- and back-gate integration allows independent electrostatic control of the channel, resulting in tunable threshold voltage (V_{th}) over a range of 0.25–0.45 V, depending on back-gate biasing. This confirms that dual-gate structures can suppress short-channel-induced threshold voltage roll-off (Hwang et al., 2016). Single-gate devices exhibit a reduced ability to maintain V_{th} uniformity under aggressive scaling.

4.2 Subthreshold Slope Enhancement

The incorporation of high-K dielectrics significantly improves subthreshold slope (SS). Dual-gate HEMTs demonstrate SS values approaching 65 mV/dec, in contrast to 90 mV/dec for single-gate analogs, illustrating enhanced electrostatic integrity (Yang et al., 2017). This behavior is attributable to increased gate capacitance from high-K layers, which strengthens the coupling between gate voltage and channel potential, mitigating short-channel leakage (Gowthami et al., 2023).

4.3 On-Current and Off-Current Performance

Front- and back-gate HEMTs achieve a maximum on-current (I_{on}) of 1.45 mA/ μ m, an increase of 18% over single-gate devices. Off-current (I_{off}) is suppressed to 7 nA/ μ m, yielding an I_{on}/I_{off} ratio exceeding 2×10^5 . High-K dielectric integration reduces gate leakage, and dual-gate biasing allows further control over channel depletion, optimizing current drive while minimizing leakage (Alluri et al., 2021).

4.4 Gate Capacitance and Frequency Response

Analysis of total gate capacitance indicates that the front-gate dominates low-frequency behavior, while

the back-gate improves high-frequency response by reducing fringing and parasitic capacitance contributions (Zhang et al., 2017). Dual-gate devices demonstrate a cut-off frequency (f_{Tf_TfT}) enhancement of approximately 25% relative to single-gate counterparts, highlighting suitability for RF applications.

4.5 Impact of Dielectric Thickness

Parametric studies varying high-K dielectric thickness reveal a trade-off between capacitance enhancement and parasitic effects. A 3 nm HfO2 layer optimally balances electrostatic control and capacitance density, improving subthreshold slope while avoiding excessive gate delay (Hwang et al., 2018; Liao et al., 2019).

4.6 Comparative Analysis

Comparing our dual-gate design with prior studies, including AlGaN/GaN MIS-HEMTs (Hwang et al., 2018) and nanowire MOSFETs (Kumar et al., 2022), demonstrates that high-K dual-gate structures outperform conventional single-gate HEMTs in both electrostatic integrity and high-frequency operation. The results validate theoretical predictions regarding channel confinement and gate modulation efficiency (Lin et al., 2015; Rossetto et al., 2017).

Summary of Key Metrics:

Parameter	Single-Gate	Dual-Gate (High-K)
Threshold Voltage V_{th} (V)	0.28	0.36
Subthreshold Slope (mV/dec)	90	65
On-Current I_{on} (mA/ μ m)	1.23	1.45
Off-Current I_{off} (nA/ μ m)	18	7
I_{on}/I_{off} ratio		

6.8×10^4 2×10^5

Cut-off Frequency f_{Tf_TfT} (GHz)

145 180

DISCUSSION

The findings indicate that dual-gate HEMTs with high-K dielectric layers achieve superior performance by effectively addressing short-channel effects and leakage currents while enhancing current drive. The independent control of front and back gates allows fine-tuning of the channel potential, which is particularly critical for 6 nm-scale devices where quantum confinement and electrostatic limitations are significant (Hwang et al., 2016; Gowthami et al., 2023).

5.1 Theoretical Implications

The Poisson–Schrödinger-based modeling accurately captures channel confinement effects and high-K dielectric behavior, validating the hypothesis that dual-gate configurations can improve subthreshold performance. The results highlight the importance of gate-stack engineering in next-generation nanoscale transistors (Yang et al., 2017).

5.2 Practical Implications

From a design perspective, implementing high-K dual-gate HEMTs can reduce power consumption in nanoscale circuits without compromising frequency performance. This is particularly relevant for VLSI applications requiring low-power high-speed devices (Alluri et al., 2021). Additionally, the tunability of V_{th} through back-gate biasing provides design flexibility for adaptive circuit applications.

5.3 Trade-offs and Limitations

While dual-gate integration enhances electrostatics, it introduces additional parasitic capacitance, which can impact high-frequency performance if not carefully managed. Optimization of dielectric thickness and overlap capacitances is crucial to

mitigate these effects (Zhang et al., 2017). Device fabrication complexity is another limitation, as dual-gate structures require precise alignment and deposition of high-K dielectrics (Hwang et al., 2018).

5.4 Comparison with Literature

Compared to previous works on GaN HEMTs (Chu et al., 2011; Shrestha et al., 2016) and MOS nanowire devices (Kumar et al., 2022), the presented dual-gate design demonstrates enhanced threshold voltage stability, subthreshold slope reduction, and improved I_{on}/I_{off} ratios. This confirms the efficacy of dual-gate high-K integration in achieving superior nanoscale device performance.

Conclusion

This study provides a comprehensive modeling and analysis of 6 nm front- and back-gated HEMTs with high-K dielectric layers, emphasizing electrostatic control, current modulation, and leakage suppression. Key conclusions are:

1. Dual-gate architecture significantly enhances threshold voltage stability and subthreshold slope compared to single-gate HEMTs.
2. High-K dielectric integration improves gate capacitance and mitigates short-channel effects, resulting in improved current drive and leakage suppression.
3. Independent back-gate biasing allows fine-tuning of channel potential, offering design flexibility for low-power and high-frequency applications.
4. Trade-offs include increased parasitic capacitance and fabrication complexity, necessitating optimized dielectric thickness and gate alignment.
5. The presented framework contributes to device design strategies for next-generation nanoscale HEMTs, with potential applications in RF circuits, digital electronics, and energy-efficient VLSI systems.

Future Work:

Further research should explore experimental validation of dual-gate 6 nm HEMTs and investigate reliability under high-frequency and high-voltage operation. Multi-objective optimization of gate-stack materials and dimensions could yield additional performance gains.

REFERENCES

1. S. Alluri, B. Balaji, and C. Cury, "Low power, high speed VLSI circuits in 16nm technology," AIP Conference Proceedings, 2021.
2. S. Alluri, K. Mounika, B. Balaji, and D. Mamatha, "Optimization of multiplexer architecture in VLSI circuits," AIP Conference Proceedings, 2021.
3. O. Ambacher et al., "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N-and Ga-face AlGaIn/GaN heterostructures," *Journal of Applied Physics*, vol. 85, no. 6, pp. 3222–3233, Mar. 1999.
4. B. Balaji, K. S. Rao, K. G. Sravani, and M. Aditya, "Design, performance analysis of GaAs/6H-SiC/AlGaIn metal semiconductor FET in submicron technology," *Silicon*, vol. 14, no. 13, pp. 7857–7861, Aug. 2022.
5. C.-H. Chen et al., "AlGaIn/GaN dual-gate modulation-doped field-effect transistors," *Electronics Letters*, vol. 35, no. 11, pp. 933–935, 1999.
6. R. Chu et al., "1200-V normally off GaN-on-si field-effect transistors with low dynamic on-resistance," *IEEE Electron Device Letters*, vol. 32, no. 5, pp. 632–634, May 2011.
7. S. Arulkumaran, T. Egawa, L. Selvaraj, and H. Ishikawa, "On the effects of gate-recess etching in current-collapse of different cap layers grown AlGaIn/GaN high-electron-mobility transistors," *Japanese Journal of Applied Physics*, vol. 45, no.

- 8, pp. L220–L223, Feb. 2006.
8. D. Fanning, L. Witkowski, J. Stidham, H.-Q. Tserng, M. Muir, and P. Saunier, “Dielectrically defined optical T-gate for high power GaAs pHEMTs,” in 2002 GaAs MANTECH Digest of Papers, 2002, pp. 83–86.
 9. J. H. Hwang, S.-M. Kim, J. M. Woo, S.-M. Hong, and J.-H. Jang, “GaN HEMTs with quaternary in 0.05 Al 0.75 Ga0.2 N Schottky barrier layer,” *physica status solidi (a)*, vol. 213, no. 4, pp. 889–892, Apr. 2016.
 10. I.-H. Hwang et al., “High-performance E-mode AlGaIn/GaN MIS-HEMT with dual gate insulator employing SiON and HfON,” *physica status solidi (a)*, vol. 215, no. 10, May 2018.
 11. Y. Gowthami, B. Balaji, and K. S. Rao, “Design and analysis of a symmetrical low- ϕ_s source-side spacer multi-gate nanowire device,” *Journal of Electronic Materials*, Jan. 2023.
 12. Y. Gowthami, B. Balaji, and K. S. Rao, “Design and performance evaluation of 6nm HEMT with silicon sapphire substrate,” *Silicon*, vol. 14, no. 17, pp. 11797–11804, Nov. 2022.
 13. J. Joh and J.A. del Alamo, “Impact of gate placement on RF power degradation in GaN high electron mobility transistors,” *Microelectronics Reliability*, vol. 52, no. 1, pp. 33–38, Jan. 2012.
 14. D. Kim, J. Alamo, J. Lee, and K. Seo, “Performance evaluation of 50 nm In_{0.7}Ga_{0.3} as HEMTs for beyond CMOS logic applications,” *Proceedings of IEDM Technical Digest*, 2005.
 15. B. Liao, Q. Zhou, J. Qin, and H. Wang, “Simulation of AlGaIn/GaN HEMTs’ breakdown voltage enhancement using gate field-plate, source field-plate and drain field plate,” *Electronics*, vol. 8, no. 4, Apr. 2019.
 16. A. D. Latorre-Rey, J. D. Albrecht, and M. Saraniti, “Generation of hot electrons in GaN HEMTs under RF class A and AB PAs,” in 2017 75th Annual Device Research Conference (DRC), Jun. 2017, pp. 1–2.
 17. J. Lin, D. A. Antoniadis, and J. A. del Alamo, “Impact of intrinsic channel scaling on InGaAs quantum-well MOSFETs,” *IEEE Transactions on Electron Devices*, vol. 62, no. 11, pp. 3470–3476, Nov. 2015.
 18. P. K. Kumar, B. Balaji, and K. S. Rao, “Performance analysis of sub 10 nm regime source halo symmetric and asymmetric nanowire MOSFET with underlap engineering,” *Silicon*, vol. 14, no. 16, pp. 10423–10436, Nov. 2022.
 19. S. Sehra, V. Kumari, V. Nath, M. Gupta, and M. Saxena, “Optimization of asymmetric π gate HEMT for improved reliability & frequency applications,” in 2019 IEEE 9th International Nanoelectronics Conferences (INEC), Jul. 2019, pp. 1–4.
 20. N. M. Shrestha, Y. Li, and E. Y. Chang, “Step buffer layer of Al 0.25 Ga 0.75 N/Al 0.08 Ga 0.92 N on P-InAlN gate normally-off high electron mobility transistors,” *Semiconductor Science and Technology*, vol. 31, no. 7, Jul. 2016.
 21. Rossetto et al., “Evidence of hot-electron effects during hard switching of AlGaIn/GaN HEMTs,” *IEEE Transactions on Electron Devices*, vol. 64, no. 9, pp. 3734–3739, Sep. 2017.
 22. U. Radhakrishna, “Modeling gallium-nitride based high electron mobility transistors: linking device physics to high voltage and high frequency circuit design,” *Massachusetts Institute of Technology*, 2016.
 23. W. Sun et al., “Investigation of trap-induced threshold voltage instability in GaN-on-Si MISHEMTs,” *IEEE Transactions on Electron Devices*, vol. 66, no. 2, pp. 890–895, Feb. 2019.
 24. W. Wang et al., “Improvement of power performance of GaN HEMT by using quaternary

- InAlGa_N barrier,” IEEE Journal of the Electron Devices Society, vol. 6, pp. 360–364, 2018.
25. L. Yang et al., “Improvement of subthreshold characteristic of gate-recessed AlGa_N/Ga_N transistors by using dual-gate structure,” IEEE Transactions on Electron Devices, vol. 64, no. 10, pp. 4057–4064, Oct. 2017.
26. Zhang, C. Kong, J. Zhou, Y. Kong, and T. Chen, “High-performance enhancement-mode Al₂O₃/InAlGa_N/Ga_N MOS high-electron mobility transistors with a self-aligned gate recessing technology,” Applied Physics Express, vol. 10, no. 2, Feb. 2017.
27. Zhuge, R. Wang, R. Huang, X. Zhang, and Y. Wang, “Investigation of parasitic effects and design optimization in silicon nanowire MOSFETs for RF applications,” IEEE Transactions on Electron Devices, vol. 55, no. 8, pp. 2142–2147, Aug. 2008.
28. Shinohara et al., “220GHz f_T and 400GHz f_{max} in 40-nm Ga_N DH-HEMTs with re-grown ohmic,” in 2010 International Electron Devices Meeting, Dec. 2010, pp. 30.1.1–30.1.4.
29. N.-Q. Zhang, B. Moran, S. P. DenBaars, U. K. Mishra, X. W. Wang, and T. P. Ma, “Effects of surface traps on breakdown voltage and switching speed of Ga_N power switching HEMTs,” in International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), 2001, pp. 25.5.1–25.5.4.
30. F. A. Marino, N. Faralli, T. Palacios, D. K. Ferry, S. M. Goodnick, and M. Saraniti, “Effects of threading dislocations on AlGa_N/Ga_N high-electron mobility transistors,” IEEE Transactions on Electron Devices, vol. 57, no. 1, pp. 353–360, Jan. 2010.